Abstract-Commercial deep submicron (< 0.25 micron) CMOS technology exhibits excellent total dose hardness. National Semiconductor LVDS serializer and deserializer circuits, manufactured in this process, were tested to over 115 krd(Si) and 65 krd(Si) respectfully, without failure. Testing proved to challenge traditional test techniques, as these parts ran at parallel data rates up to 40 MHz.
I. INTRODUCTION
he total dose response of National Semiconductor T DS92LV1021 serializer and DS92LV1212 deserializer chips [ 11 was evaluated. To provide for high-speed (40MHz), in-situ characterization of these parts, an HP82000 tester was sited within 10 meters of the Cobalt 60 irradiator.
The evaluation consisted of 1) test software creation, 2)
design and manufacture of test fixtures with extended U 0 cables, 3) system debug with extended U 0 cables attached and 4) radiation exposure, data collection and analysis. The National Semiconductor DS92LV 102 1 serializer and DS92LV1212 deserializer chips are fabricated using 0 . 2 5~ CMOS-8 processes. A recessed oxide (bird's beak) isolation was used, which appears harder than National's shallow trench isolation.
LVDS (low voltage differential signal) is a widely used standard protocol for high-speed serial data transmission [2] . For example, on most laptop computers it is used to link the liquid crystal display to the computedkeyboard unit. The National Semiconductor DS92LV 102 1 serializer chip samples a 10-bit parallel CMOS/TTL data bus at rates from 16 to 40 million samples per second (MSPS) and converts this data to serial format. The serial data is then transmitted, at a rate of 160-400 Mbps, over a heavily loaded differential back plane or unshielded twisted pair cable at distances up to 10 meters, utilizing the standard LVDS protocol [2] . The DS92LV1212 deserializer chip accepts this serial input and reconverts it to 10-bit parallel data. Clock-to-data and data-todata skew is eliminated since the clock is recovered from the 
TESTSETUP
The two device types were tested as a pair, with one device being irradiated in the gamma source and the other used to receive data back at the HP82000 tester. The two chips provided the serial link and the parallel U 0 pins were addressed by the tester ( fig. 1 ). All tests were performed with a nominal Vcc of 3.4 V. Four electrical test routines were developed, and run sequentially during active irradiation: 1) word error count, 2) PLL lock time, 3) dynamic current and 4) static current. The word error count measures the number of transmission errors observed during the execution of a lWk-word, pseudorandom numeric (PRN) generated vector set. It is defined as a word error because the tester counts single or multiple bit errors in a 10-bit data word as a single error. When a single bit error is observed in the 10-bit word, the word error count is equivalent to a serial bit error rate (BER) commonly measured in serial data links [3] . With 100,000. 10 bit words in the vector set, an effective serial data pattern of lMbits (or between a (219 -1) and a (2" -1) pattern length) is run during each test cycle. PLL lock time is the time required for the deserializer to set its LOCK bit after the serializer initiates a SYNC pattern. In syncllock mode, the serializer transmits a standard SYNC pattern until a LOCK signal is received from the deserializer, at which time normal data transmission commences. For the PLL lock time test, the sync/lock mode of operation was used exclusively. The random lock mode (locks on normal data :stream), takes much longer (up to milliseconds), is bit pattern dependent and can establish a false lock with certain data patterns, and was not used in as part of our tests. Dynamic current was measured during normal operation at the test clock speed, while static current was measured when the powerdown signal was applied, with no clocks. The deserializer dynamic currents were higher than nominal due to an anomaly in the test fixture, as will be discussed in the results section.
A custom test fixture was developed such that either chip could be placed in the radiation source independently,
RESULTS
allowing active in-situ testing. The maximum 10 meter cable length was used between the LVDS driver and receiver, to provide worst case loading. Test data was displayed "realtime" during in-situ testing with an update rate of 0.5 Hz, as shown in figure 2.
Several key features of the HP82000 tester were utilized for this test, including: sequencer programming within a vector set, large (look.) P m Vector data sets for digital input data, word and bit masks, error counting features, and long propagation delays of several clock cycles between data clocked into the serializer and data out of the deserializer.
Figures 2 and 3 demonstrate the graphing abilities of the HP82000 semiconductor test system and VEE Pro software.
The ability to visualize data in real-time as the test was proceeding provide increased confidence in data integrity and expedite the testinglanalysis process.
incorporating a 28L SSOP device under test (DUT) sockets, were manufactured. This socket was required to facilitate radiation testing for groups of IC chips by enabling quick insertionhemoval of the DUT. The design was based on National Semiconductor's evaluation boards with a minor design change eliminating an inverter, which would have been susceptible to radiation damage. The HP82000 tester easily emulated the function of this inverter. increased with irradiation, while the PLL lock time abruptly jumped, first at about 93, krd(Si) but the serializer remained functional, with no observed word errors, up to a total dose of 169 krd(Si). This is a typical device response with the standby current drifting above the rated specification of 5 mA, while dynamic current remained below the 55 mA specification.
For the purposes of this paper, "functional" means data transmission is still possible with a word error count less than 100 out of the 100,000 vectors (0.1%). Failure level in table 1 refers to the total dose level where data transmission is starting to be compromised based on a word error count exceeding 100. In the case of the serializer, this happened very abruptly. For example, in figure 2 the word error count remained at zero until it momentarily went full scale at 169 krd(Si), recovered and a.gain went full scale at 179 krd(Si), this time without recovery. It this case 169 krd(Si) is reported as the failure level. Figure 3 shows the response of deserializer sIn8 operating at a 20 MHz parallel data rate. As with the serializer, the Idd (DUT Vcc current) currents show substantial increases. This is particularly dramatic for the static Idd current which goes from a pre-rad level of 6 uA to near 50 mA at device failure level of 92 krd(Si).
The dynamic Idd currents for all deserializer data is higher than the listed specifications of 40 mA (0 16 MHz). After testing was completed, it was discovered that current limiting resistors for the deserializer digital drive lines were installed at the tester end of the 10 meter cable, but should have been at the DUT end. This introduced a highly capacitive load, which nearly doubled the dynamic current. This problem was not noted at the time of test because a preliminary National Semiconductor data sheet had "to be decided" (TBD) for the maximum limits of dynamic and static current, or 80 mA and 10 uA for the typical levels. Because the typical current was listed as 80 mA, our observed 90 mA dynamic current did not seem out of line. This can be easily correct for future tests. The impressive fact is that the deserializer outputs drove this heavy load at its rated 40 MHz rate. Unfortunately, the load may have impacted the observed failure points. While it seems likely that the results would be better had we moved these resistors, this is only speculation on out part.
It was also observed that at total doses of less than 2OOkrd(Si), many of the failed devices would once again become operational after a short room temperature anneal. Figure 4 shows a complete test cycle composed of pre-rad, rad and post-rad (anneal) data of the DS92LV1021 serializer, sln 3. The data depicts a strong correlation between word error rate and lock time. This indicates a possible failure in the SYNCLOCK section of the serializer. Further investigation on the failure mechanism is needed.
It can also be observed that anneal for the currents and PLL lock time quickly levels off. Post-rad data was taken for up to five days with little change beyond this initial recovery. A more detailed study of the anneal characteristics could be interesting.
characteristics with the same correlation between word error rate and lock time as seen in figure 4.
Subtle differences were observed between the various insitu test configurations. The most dramatic among the serializers tested was the lower failure level observed for s/n4 (table 1) . This part was biased in standby mode with no clocks applied (static). The test cycle (1.6 sec) was run once every 10 minutes. Upon completion, standby mode was again applied. The parts running at a parallel data rate of 20 MHz performed slightly better than those running at 40Mhz. the word error count went full scale with no noticeable change in the PLL lock time. This phenomena only occurred in the serializers running at 40 MHz. In all other cases there was a correlation between the PLL lock time and word error count.
The deserializers were more stable running at a parallel data rate of 38.46 MHz, rather than 40 MHz (most likely related to the loading problem discussed above).
at 20 MHz ( fig. 3 ) the word error count exhibited a gradual increase. In all cases other than 20 MHz deserializers the word error count abruptly went full scale similar to the behavior observed in figure 2.
The deserializer exhibited almost identical anneal Another observation among the 40 MHz serializer data was Of note among the various deserializer configurations was
IV. CONCLUSIONS
The National Semiconductor DS92LV 102 1 and DS92LV 12 12 circuitry is very forgiving and remains operational even after substantial parametric shifts.
DS92LV1021's remained functional well over 115 krd(Si), however there were substantial increases in the static current, dynamic current and system lock time prior to functional failure. The system lock time more than doubled, going from 50 ps to 125 ps at 100 krd(Si) in the case of s/n 3. This could be the result of a shift in the synchronization pattern circuitry, which is generated by the serializer in order to lock the clocks. System designers should take the effects of timing and current shifts on system performance under consideration. Post-rad annealing at room temperature showed modest recovery of the parametric shifts, and total recovery of functionality within a couple of hours. krd(Si), while some parts remained operating above 100 krd(Si). However, with proper digital data driver line loading, it is possible that failure levels could have been higher. The power down current degradation for this part was extreme, with a pre-rad level of 6 uA increasing to over 3mA at 50 krd(Si) and near 40 mA at 100 krd(Si). Very little prdpost radiation shift was observed in lock time, indicating that the P U remains stable at these radiation levels. 
